Product Attribute | Attribute Value |
PPAP | No |
Type | D-Type |
EU RoHS | Not Compliant |
Bus Hold | No |
Mounting | Surface Mount |
Polarity | Non-Inverting |
ECCN (US) | 3A001.a.2.c |
Packaging | Tube |
Pin Count | 16 |
Set/Reset | Master Reset |
Automotive | No |
Latch Mode | Addressable |
Lead Shape | Flat |
PCB changed | 16 |
Part Status | Obsolete |
Logic Family | HC |
Package Width | 7.24(Max) |
Package Height | 2.03(Max) |
Package Length | 10.92(Max) |
Supplier Package | CFPAK |
Process Technology | CMOS |
Standard Package Name | FPAK |
Number of Inputs per Chip | 1 |
Number of Outputs per Chip | 8 |
Supplier Temperature Grade | Military |
Number of Channels per Chip | 8 |
Number of Elements per Chip | 1 |
Maximum Quiescent Current (uA) | 8 |
Maximum Operating Temperature (°C) | 125 |
Minimum Operating Temperature (°C) | -55 |
Number of Input Enables per Element | 1 |
Absolute Propagation Delay Time (ns) | 300 |
Maximum Operating Supply Voltage (V) | 6 |
Minimum Operating Supply Voltage (V) | 2 |
Number of Output Enables per Element | 0 |
Typical Operating Supply Voltage (V) | 5 |
Maximum Low Level Output Current (mA) | 5.2 |
Propagation Delay Test Condition (pF) | 50 |
Maximum High Level Output Current (mA) | -5.2 |
Number of Selection Inputs per Element | 3 |
Maximum Propagation Delay Time @ Maximum CL (ns) | 130@2V|26@4.5V|22@6V |
Description |